

TSMC Secret

BSI Technology with Bulk Si Wafer

S.G. Wuu RD; TSMC June 25 2009

Empowering Innovation

Acknowledgement



S.G. Wuu¹, C.C. Wang¹, D.N. Yaung¹, Y.L. Tu¹, J.C. Liu¹, T.H. Hsu¹, F.J. Shiu¹, C.Y. Yu¹, G.Y. Shiau¹, R.J. Lin, C.S.Tsai¹, L. Tran¹, S.S. Chen¹, C.C. Wang¹, S.Y. Huang¹,

H. Rhodes², D. Tai², Y. Qian², D. Mao², S. Manabe², A. Shah², R. Yang²,

J.C. Hsieh³, Calvin Chang³, C.W. Lu³, Shawn Tseng³,

Nick Wen⁴, C.Y. Ni⁴, C.A. Lin⁴

¹Taiwan Semiconductor Manufacturing Company, Hsin-Chu, Taiwan, R.O.C.
²OmniVision Technologies, Inc., 4275 Burton Drive, Santa Clara, CA 95054
³VisEra Technologies Company, Hsin-Chu, Taiwan, R.O.C.
⁴Xintec, Inc., Chung-Li, Taiwan, R.O.C.



Security C – TSMC Secret

Outline

- Overview
- Si Technology
- Color filter & Microlens
- Manufacturability
- Device Performance
- BSI Package
- Summary & Future Trend
- Reference



Security C – TSMC Secret

BSI Overview




What's BSI




TSMC Secret

Back-Side Illuminated CIS




- Short optical path: better sensitivity & crosstalk.
- Freedom for metal routing: integration for SOC.
- Complex process



Empowering Innovation

Scaling Trend of CIS Pixel Size




 Pixel size shrink drives CIS technology node. FSI will transfer to BSI for smaller pixel (< 1.4um) and high performance sensor.

7

Security C

FSI/BSI Structure Comparison




- Sensing area at 1.4um node: BSI gets double sensing area compare to FSI.
- Optical path: BSI get short optical path. FSI need to thin-down backend THK and saturate to 1.75um.

Empowering Innovation

QE Trend Chart (FSI/BSI vs Pixel Size)



Security C – TSMC Secret



BSI shows higher QE than FSI, especially for smaller pixel size. BSI is "must-use" as pixel < 1.4um to keep an acceptable QE.</p>




Security C – TSMC Secret

Si Technology in Module & Integration

Schematic of Si Process Flow




Security C – TSMC Secret



Empowering Innovation

BSI Bonding Progress

- Bubble free achieved
- Bubble monitor methodology established
- Good planarization before bond
- Particle reduction @ bonding interface
- Wafer bonder optimization





Bubble-free

Bubble



Security C – TSMC Secret

Empowering Innovation


Grinding Performance

- TTW (Total Thickness Variation) within Wafer: 2~3 um
- No visible stripe pattern viewed by OM as demonstrated from small step height < 0.025um within 1.5mm scan range from Alpha-stepper

Wafer Center step height ~250A

Security C -

TSMC Secret




Empowering Innovation

BSI Thin Down Process



- Non-SOI approach (TSMC IP chemicals for etch stop on Epi layer)
- Mechanical & Wet chemical thin down
- WTW THK uniformity controlled @ < +/- 0.025um by establishing feed-forward system
- Good surface roughness with stripe pattern free






Within Wafer Thickness Uniformity





- TTV (Total Thickness Variation) within Wafer < +/- 0.1um
- Epi wafer requires special thin-down technique to maintain reasonable THK variation across wafer
- Si THK variation causes optical response variation



BSI Laser Anneal

- Short wavelength & duration time
- Si melting needed to achieve low Rs (i.e. good activation)
- Good WIW Rs uniformity: \leq 1.5%
- No thermal damage to device & metal if Si melting
- Good surface roughness








Empowering Innovation



Laser Anneal Rs





- BSI Laser Rs verifiaction:
 - Rs saturates @ Laser energy 1 with Si melting for both high & lo dosage
 - C/W and BSI structure wafers with similar Rs trend



BSI PAI IMP & Crystal Defect

- PAI implant:
 - (111) dislocation found if with melting laser; Defect layer THK matches with SIMS profile









Security C – TSMC Secret

Si TEM for BSI Process Improvement



- (020)/(022) Crystal defects
 - Induced by thin down damage & Si melting/crystallization
 - Solved by extra thermal to remove thin down damage before laser anneal
- TEM photos show original BSI process with specific defect density and defect free condition for improved process





Defect free

Defect density ~0.567/um

BSI Si Technology




- A cost effective thin down approach by using bulk Si wafers with tight Si THK control by feed forward system
- The robust wafer edge integrity achieved by introducing an edge trimming tool
- A bonding recipe & setting with bubble free
- Successfully introduce laser anneal for backside implant activation and crystal defect elimination
- Implementation of backside metal shield for black level reference
- Smooth backside Si surface achieved to minimize its impact to image quality (e.g. stripe pattern, etc.)



Security C – TSMC Secret

Color Filter & Microlens Technology






Optical Performance Comparison						
	<u>Optical path</u>	ML thickness	<u>Metal shielding</u>	Acceptable light angle	PD fill fraction	Energy on PD
FSI	long	thinner	yes	small (F# 2.8)	small (~30%)	27%
BSI	short	thicker	no	large (F#_2)	lager (~50%)	56%

Color Filter in BSI



TSMC Secret

- Variant green color filter material can optimize sensitivity and color X-talk.
 - Green main peak shifts to 550 nm
 - Lower x-talk at green/blue
 - Higher x-talk at green/red




Microlens (ML) Design in BSI




TSMC Secret

Grey mask design to enable ML w/ high focusing capability




Minimizing ML gap for sensitivity improvement and x-talk reduction




Microlens (ML) Design in BSI



- Grey mask design to enable ML w/ high focusing capability
 - Control ML height in X,Y(X) and diagonal direction (D) for ML focusing capability
 - X/D ratio defined as [ML height in x cross section] / [ML height in diagonal cross section]; For square pixel, ML height in x cross section is equal to ML height in y







Empowering Innovation


Shading Effect Improvement in BSI



 Compared to FSI, the shading effect in BSI can be improved 40% by integrating sensor and lens in 1.4um pixel









Future Trend-Gradient CML





Combined ML shifting and gradient height ML for shading optimization



Future Trend- Optimized ML Height for R/G/B Pixel



- By measurement, the optimized ML height for high sensitivity is different with R/G/B pixels
 - Thinner ML height with Red pixel and thicker with Green/Blue pixel



Empowering Innovation

Color Filter/Microlens Development in BSI



- Continuous ML realized on BSI
 - Minimized gap for Q.E improvement and x-talk reduction
 - Shape design
 - Control ML remain thickness on x/y and diagonal for ML focusing capability
- Sensitivity improvement and color X-talk reduction by optimizing color filter material
 - Peak of green shifted to 550 nm
 - Lower x-talk on green-to-blue side
- Gradient CML application
 - Shading performance could be significantly improved in 1.1 um and beyond
 - Optimized ML height by pixels (based on lens' CRA)
- ML profile optimization based on R/G/B pixels
 - To achieve best Q.E and x-talk performance for R/G/B pixels respectively




Security C – TSMC Secret

BSI Manufacturability

BSI Inline Defect Readiness

- Major defect sources from wafer thin down, wafer edge integrity, film peeling
- Target for total defective dies: 10

Defective Die





Security C -**TSMC Secret**

Trimmer Particle Reduction

- Background: Trimmer is used for wafer edge trimming before wafer bonding. The trimmer will induce many Si-dust particles in the trimming process.
- Trimmer Particle Reduction:

Optimizing clean recipe with brusher to remove the trimmer particle.






12

Security C – TSMC Secret

Surface Particle in Wet Thin Down



- After wet thin down high count coin defect shown in last wafer in each batch
- Coin Defect Reduction:
 - Containment Action: add dummy wafer after lot processing.
 - Long term Solution: :Window check for clean stage DIW time.




After Chemical etching coin defect shown in surface

BSI Cycle-time Improvement



Security C – TSMC Secret

• 3.5A days cycle time reduction (4.2A \rightarrow 1.2A)




Empowering Innovation

BSI SPC Control (In/Offline and WAT)



SPC control Cpk > 1.67 for in/offline monitor & Cpk> 1.33 for WAT by 2009 Q1



BSI Process Control (In/Offline)

BSI WAT Index

15

Empowering Innovation




BSI Manufacturability

- Defect, particle, contamination are improved by optimizing chamber clean recipe and retrofitting tool hardware
- In line process monitor is performed by suitable Spec and metrology (FTIR, KLA, OP....)
- Cycle time is improved by high WPH(Wafer Per Hour) tool mixing run and automation run.
- Cost structure is improved by process/recipe simplification and low cost raw material
- SPC control Cpk> 1.67 for in/off line monitor & Cpk> 1.33 for WAT are achieved for BSI manufacturing




Security C – TSMC Secret

Device and Characterization



Device Performance

- MOS Id-Vds behavior w/i & w/o optical illumination
- Device at low current bias condition behaves differently under illumination due to photo carrier generation




Empowering Innovation

18


Security C – TSMC Secret

Reliability with BSI Process

- N/PMOS w/ BSI process behaves the same performance as FSI after stress test.
- Device reliability associated with BSI thin-down process needs attention such as charging effect.
- N2H2 plasma treatment after laser anneal induces reliability failure



1.5V NMOS (Vd=Vg=2.5V Stress)




Wafer Map with Charging Test








- Quantum Efficiency: 40-60% improvement for BSI vs. FSI
- Crosstalk: 30-80% improvement for BSI vs. FSI



QE versus Si THK




- On-target THK achieves optimized QE. Red and blue QE are more sensitive with THK control (~3% degradation with +-0.3um deviation)
- Thinner Si degrades red response and thicker Si degrades QE in blue (due to carrier recombination)





BSI Device Characterization Summary

- MOS transistors at low bias current condition behave differently due to optical illumination.
- Charging effect by BSI tools detected and improved for reliability
- Implementation of backside P+ imp with laser anneal and backside ARC significantly improves QE
- 1.75um FSI vs BSI comparison: 20%-30% improvement in QE (R/G/B); xtalk 28%-67% reduction
- Tight Si THK control is needed to avoid QE degradation (~3% QE deviation with +-0.3um Si control)




1

BSI Package Technology




Security C – TSMC Secret




Copyrights © Yole Developpement SARL. All rights reserved.

Chip Scale Package(CSP) in BSI

- 1st Chip scale package on BSI in world wide
- Better Image sensitivity by cavity package
- Stress reduction in T-contact by XinPac-300(CSP3) technology
- XinPac-300 Key features
 - Min. scribe line width: 200um
 - Min. extension pad pitch: 300um
 - Total package high, exclude ball height : 605um









Security C


TSMC Secret

Advanced Camera Module Technology Integration Trend

BSI + TSV-CSP technology integration realize

• True chip size CSP solution Compact camera module through integration with wafer level lens


Smart camera module by 3D CCM + DSP stacking



Empowering Innovation



BSI + TSV CSP Benefits - More Gross Die Security C-



 Circuit under pad design compatible and zero silicon real estate loss

5%~15% gross die gain compare with conventional sidewall CSP



BSI Package Technology Summary

- 0.11 BSI Achievements (BSI + CSP3) :
 - Achieve 1st Chip-Scale package on BSI in world wide
 - Good Stress reduction in T- Contact & Competitive stack height by CSP3 technology
- Next generation & future trend (BSI + TSV or 3D IC)
 - Smaller die size compare with COB/CSP3 solution
 - More gross dies through CUP compatible design
 - Enable low cost CCM (Compact Camera Module) via integration with wafer level lens module technology
 - Enhanced CSP reliability compared with conventional sidewall CSP technology
 - Enable pixel level interconnection through TSV technology



Security C – TSMC Secret

Summary & Future Trend



Summary



- World's first BSI image sensor w/ bulk Si in mass production – 1.75um & 1.4um pixel
- Utilization of epi wafers for BSI mass production with well Si THK control
- Achieve more than 5x QE enhancement in BSI by backside P+ implant and ARC coating
- Achieve dark current < 1 e/sec @ RT by surface optimization
- Achieve record low SNR=10 lux value -- 57 lux for 1.75um pixel and 105 lux for 1.4um pixel
- N65 BSI for 1.1 um pixel and beyond is under development and demonstrates the convincing manufacturing capability in 12" Cu Fab

5 Mega 1.4um Pixel Performance



Security C – TSMC Secret



Dark current < 1 e/sec , QE >50%; Excellent Color cross talk

Empowering Innovation

BSI Future Work



- Tighter Epi-Si thickness control (< ±0.5um → < ±0.1um) on in-coming materials in order to further improve within wafer thickness uniformity (< ±0.1um)
- Laser hardware improvement to tighten energy uniformity for Rs uniformity improvement (< 1.5%)
- Yield enhancement through tight thickness control, uniform backside P+ activation, defect reduction & robust wafer edge engineering
- Process cost down; WPH (Wafer Per Hour) improvement & Process simplification, etc.
- CFA optimization to target 1.1um/0.9um pixel sizes and beyond in 300mm manufacturing.
- TSV + CSP integration with BSI and wafer level camera module.

Empowering Innovation

Reference



- Tom Joy et al, "Development of a production-ready, back-illuminated CMOS image sensor with small pixels", IEDM, p1007, 2007.
- Bedabrata Pain et al, "Wafer-level thinned CMOS imagers implemented in a bulk-CMOS technology", IISW, 2007.
- Jens Primd et al, "A 3mega-pixel back-illuminated image sensor in 1T5 architecture with 1.45um pixel pitch", IISW, 2007.
- Shin Iwabuchi et al, "A back-illuminated high-sensitivity small-pixel color CMOS image sensor with flexible layout of metal wiring", ISSCC, p302, 2006.
- Jung Chak Ahn et al, "Advanced image sensor technology for pixel scaling down toward 1.0um (Invited)", IEDM, p275, 2008.