

## A BACK-ILLUMINATED MEGAPIXEL CMOS IMAGE SENSOR

Bedabrata Pain, Thomas Cunningham, Shouleh Nikzad,  
 Michael Hoenk, Todd Jones, Bruce Hancock, Chris Wrigley  
 Jet Propulsion Laboratory  
 California Institute of Technology  
 4800 Oak Grove Drive, Pasadena, CA 91109  
 Phone: 818-354-8765; Fax: 818-393-0045; Email: bpain@jpl.nasa.gov

Imaging with a back-illuminated CMOS imager provides a number of advantages, especially as the pixel size is reduced. These advantages include high (100%) fill-factor and increased quantum efficiency, efficient implementation of antireflection coatings, improved angular response, availability of the traditional "frontside" of the pixel to incorporate in-pixel processing circuits, and increased compatibility with the next generation metals (e.g Cu) and low-k dielectrics.

In this paper, we present the test and characterization results for a back-illuminated megapixel CMOS imager. The imager pixel consists of a standard junction photodiode coupled to a three transistor-per-pixel switched source-follower readout [1]. The imager also consists of integrated timing and control and bias generation circuits, and provides analog output. The analog column-scan circuits were implemented in such a way that the imager could be configured to run in off-chip correlated double-sampling (CDS) mode. The imager was originally designed for normal front-illuminated operation, and was fabricated in a commercially available 0.5  $\mu\text{m}$  triple-metal CMOS-imager compatible process. For backside illumination, the imager was thinned by etching away the substrate was etched away in a post-fabrication processing step.

Figure 1 shows the schematic cross-section of the back-illuminated CMOS APS. The device structure consists of a low-doped ( $\sim 3 \times 10^{14}/\text{cm}^3$ ) epitaxial p-type silicon, with the photo-detecting junction formed by a front-implanted n-well and the p-type epitaxial silicon. Photons enter the detector from the backside, and the resultant photo-electrons are collected in the front-side p-nwell junction.




Figure 1: Schematic cross-section of the back-illuminated imager

The imager was thinned at an individual die level using a frame-thinning approach. Only the pixel area was thinned down to  $\sim 7\text{-}10 \mu\text{m}$  thickness (corresponding to epitaxial silicon thickness), leaving a thick peripheral region ( $\sim 1 \text{ mm}$  wide). A surface passivation step was then applied to the thinned silicon layer.

The resultant structure provides increased mechanical stability, a significant ease of die handling, and protection against wrinkling of the thinned die. This approach is well-suited for a CMOS imager, since the imager consists not only of the pixels, but the support and signal chain electronics along the periphery of the pixel array.

Backside thinning was carried out as follows. First, the front-side of the die is attached to a protective wax. Then a protective frame on the backside was created through deposition and patterning of a  $\text{Si}_3\text{N}_4$  mask. The unmasked  $\text{p}^+$  silicon substrate (with doping  $\sim 1 \times 10^{19}/\text{cm}^3$ ) was then etched using hot KOH down to within  $\sim 10 \mu\text{m}$  of the final silicon thickness. The remainder of the etching was carried out in  $\text{HF}:\text{HNO}_3:\text{CH}_3\text{COOH}$  solution (HNA etch) [2]. HNA etches silicon through a redox reaction where the silicon oxidation rate is dependent on the doping concentration. Due to its doping concentration dependence, the etch-rate significantly slows down when the silicon substrate is etched, leaving an optically flat thin ( $\sim 10 \mu\text{m}$  thick) epitaxial silicon layer. Following thinning, the front-side wax was removed, and the die was packaged in a standard pin-grid array (PGA) package (with its central portion removed to let light in) using a standard wire-bonding technique.

Passivation of the etched silicon presents a unique challenge. After thinning, the interface trap density at the unterminated silicon surface is unacceptably high, while a naturally formed native oxide (~20 Å thickness) causes the surface to become positively charged. Unwanted band-bending and the presence of dangling bonds result in a loss of QE and abnormally high dark currents, necessitating the use of post-metallization surface-passivation steps. Unfortunately, any post-metallization process step is challenging, since due to the presence of front-side metal with low melting point (~ 400°C), no high temperature step can be used. Thus, boron implantation and high-temperature furnace anneal is ruled out.




Figure 2: Photograph of the thinned megapixel imager

Self-passivation can be achieved by controlling the HF concentration during the final stages of etching that leaves behind a 30-50 Å oxide. However, the lack of a well-defined end-point of the etching process makes it difficult to carry out reliable self-passivation of the etched silicon surface. To get around this problem, some CCDs have used alternate passivation techniques that include UV-flooding, flash gates (MBE deposited mono-layer of metal), boron-doping followed by high-energy pulsed-laser anneal, and low-pressure oxide deposition [3,4,5,6].

We have used a delta-doping technique for surface passivation [7]. The technique consists of a low-temperature molecular beam epitaxy (MBE) that places an extremely high density of dopant atoms ( $> 10^{14}$  Boron/cm<sup>2</sup>) within a few atomic layers of the surface with no observable crystal defects and no requirement for post-growth annealing, making it compatible with post-metallization processing. Delta-doping is carried out under ultra-high vacuum conditions ( $10^{-10}$  torr) using electron-beam evaporation of elemental silicon and thermal evaporation of elemental boron. The process steps are as follows. A 1 nm-thick p+ silicon layer was grown first, followed by depositing ~30% of a monolayer of boron atoms. A 1.5 nm-thick capping layer of epitaxial silicon was then grown. After removal from the MBE system, oxidation of the silicon capping layer protects the buried delta-doped layer. Finally, the resultant optically flat surface allows easy deposition of anti-reflection coating using deposited oxides and plasma-enhanced silicon nitrides.



Figure 3: Captured image with two back-thinned megapixel imagers

Figure 2 shows the die level picture of the back-thinned imager. The unthinned frame is clearly visible in the picture. One of the advantages of the thinning approach described above is that the back-illuminated imager is packaged using conventional packaging techniques only.

Figure 3 shows captured images with two back-illuminated CMOS imagers. The problem with the first imager is clearly visible in figure 3 (left). Following thinning, the imager developed crystallographic defects resulting in the loss of one column and multiple imager rows. The second imager showed no such problems, resulting in an excellent quality image as shown in figure 3 (right). The circular aperture shown in the images correspond to the opening that was cut in the PGA package to let light in.

Without delta-doping, the imager showed very high dark currents, and was virtually inoperable. After delta-




Figure 4: Dark current distribution of the megapixel imager before and after thinning and 2.7x in red.

We have compared the measured back-illuminated QE against existing back-illuminated imager QE models [8,9]. Figure 6 shows the measured QE before and after the application of anti-reflection coating. The measured data is shown in dots, and the modeled QE is shown as dashed lines. The data fits the model with a surface recombination velocity of  $6 \times 10^4$  cm/s and an epitaxial silicon thickness of  $7 \mu\text{m}$ . With reflection losses limiting the QE, it can be seen from figure 6 that, except at shorter wavelengths, the QE data without AR coating agrees with the modeled QE very well. Figure 6 also shows that with AR coating, QE increased to  $\sim 90\%$  in green, although the variance from the model is larger, possibly indicating the need for improved AR coating design.

A relatively fast drop off of the QE with increasing wavelength is indicative of the limited silicon thickness ( $\sim 7 \mu\text{m}$ ) in the imaging area. In addition, since the imager was not originally designed for back-




Figure 6: QE - measurement and model - w/ and w/o AR coating

doping, however, the dark current was reduced to normal levels. In fact, as shown in figure 4, the modal dark current dropped below its original value. The modal dark rate before thinning was  $294 \text{ pA/cm}^2$ , and was reduced below  $153 \text{ pA/cm}^2$ , indicating the efficacy of delta-doping for trap interface trap passivation.

Figure 5 shows the measured quantum efficiency (QE) of the CMOS imager, before and after thinning. QE for the back-illuminated CMOS imager is shown as square dots, while the QEs for the same imager measured from the front-side - before (triangles) and after thinning (diamonds) - are shown in the same figure for comparison. Figure 5 clearly indicates the benefits of 100% fill-factor. Without any anti-reflection coating added to the backside, QE increased by a factor 2.6x in blue, 2.5x in green,




Figure 5: Measured QE of the megapixel imager - comparison between back and front illumination

illumination, it did not have sufficient metal covering over the front-side of the pixel. As a result, the imager shows reduced red response due to a diminished optical collection of longer wavelength light. However, the QE in the red region is sufficient for consumer imaging applications.

While modulation transfer function (MTF) has not been measured yet, certain observations about the diffusion cross-talk between pixels can be made. Figure 7 shows that the modeled 1-D dopant concentration from the backside surface (origin) to the frontside nwell area. The p-substrate doping is  $\sim 1 \times 10^7 / \mu\text{m}^3$ , the epi-doping is  $3 \times 10^2 / \mu\text{m}^3$ , and the n-well doping is  $\sim 6 \times 10^4 / \mu\text{m}^3$ .






Figure 7: 1-D model of doping concentration variation from the backside surface to the front

As a result of high-temperature steps that a wafer undergoes during a typical CMOS fabrication process, an abrupt boundary between the p<sup>+</sup>-substrate and the p-epitaxial region no longer exists. It can be seen from figure 7 that the doping concentration gradient extends as much as 4 μm into the epitaxial region from the backside. On the other hand, the depletion region between the n-well and the p-epitaxial region extends ~ 2 μm below the n-well junction. The presence of the depletion region and the doping gradient creates an electric field to drive the electrons from the backside to the collecting n-well junction. Therefore, the imager is expected to provide low diffusion cross-talk even to photoelectrons created by short wavelength (blue) light.

For measuring noise, the megapixel imager was operated in CDS mode. Off-chip CDS was implemented by using a 4-point sampling method, where both reset and signal levels were acquired differentially. A low modal noise of ~ 8 electrons was measured at room temperature, both before and after thinning, with no noticeable degradation in the spatial distribution of noise.

Table 1 shows the summary of performance for the megapixel imager operated both under front- and back-illumination. It indicates that the backside thinning and back-illumination has expectedly increased the QE without introducing any unwanted performance degradation.




Figure 8: Measured noise histogram

In conclusion, we have demonstrated a back-illuminated CMOS Imager with high QE by using a successful backside thinning and MBE-based surface passivation process. The main disadvantages of the thinning process are the absence of proper etch-stop required for accurate and reliable thinning, and the use of MBE for surface passivation, posing problems for wafer-level thinning and manufacturable back-illuminated imager implementation. Our on-going work will soon solve the twin problems.

Table 1: Performance comparison

Characteristics	Front-illum. (no thinning)	Back-illumination
Format	1024x1024	1024x1024
Pixel Pitch	8 μm	8 μm
QE @ 550 nm	25%	80%
Mean dark rate @ 296K	294 pA/cm <sup>2</sup>	153 pA/cm <sup>2</sup>
Modal read noise @ 2 MHz	7.6 e <sup>-</sup>	8.2 e <sup>-</sup>
PRNU @ 1/3 full-well	< 1.3%	< 1.3%
Signal handling capacity	170 ke <sup>-</sup>	170 ke <sup>-</sup>

#### References:

1. E.R.Fossum, *IEEE Trans. on Electron Devices*, vol. ED-44, pp. 1689-1698, 1997
2. S. Nikzad et al., *Proc. of SPIE*, vol. 2198, pp. 907, 1994
3. R. A. Stern, *Proc. SPIE*, vol. 1071, pp. 43-57, 1989
4. M. Lesser, *Proc. SPIE*, vol. 1447, pp. 177-183, 1991
5. P.A. Levine, *Proc. SPIE*, vol. 2172, pp. 100-114, 1994
6. B. E. Burke, *1995 IEEE Workshop on charge coupled devices and advanced image sensors, 1995*
7. M.E. Hoenk et al. *Appl. Phys. Lett.*, vol. 61, 1084 1992
8. M. Blouke et al., *Proc. SPIE*, vol.1447, pp. 142-155, 1991
9. C.M. Huang et al. *Proc. SPIE*, vol. 1447, pp. 156-164, 1991