

III-V CCDs

**Dr. Eric R. Fossum
Jet Propulsion Laboratory
Pasadena, CA 91109
USA**

1991 IEEE Charge-Coupled Devices Workshop

**M/S 300-315
(818) 354-3128**

Acknowledgments

**Dr. Richard Colbeth
Dr. Jong-In Song
Mr. David Rossi**

**Dr. Jerry Woodall
Dr. Peter Kirchner
Dr. Michael Tischler
Prof. Wen Wang
Prof. Harry Wieder**

**Hughes Aircraft Company
Rockwell International Science Center**

**Office of Naval Research University Research University
Research Initiative Program
NSF Presidential Young Investigator Program
NSF Center for Telecommunication Research
California Institute of Technology President's Fund**

Outline

- 1. Introduction**
- 2. Capacitive-Gate GaAs CCds**
 - a. Basics**
 - b. Dark Current**
 - c. Interelectrode Gap Effects**
 - d. Other CGCCDs**
- 3. Resistive-Gate GaAs CCDs**
 - a. Cermet**
 - b. Structures**
 - c. Modelling**
 - d. Semiconductor Resistive-Gate**
 - e. InGaAs RGCCD**
- 4. 2DEG-CCD**
 - a. Introduction**
 - b. Structures**
 - c. Dark Current**
 - d. 2-Phase 2DEG-CCD**
 - e. High Speed 2DEG-CCD**
 - f. Application to IR Imaging**
- 5. Summary**

Why III-V CCDs? (GaAs, InGaAs, AlGaAs, InP, InAlAs)

Features

- **High Speed**
 - High electron mobility
 - Semi-insulating substrate
- **Compatible with III-V E-O materials**
 - Franz-Keldysh
 - MQW Stark Effect
- **Compatible with III-V O-E devices**
- **Radiation-hard**
 - no oxide

Applications

- **Fast-In, Slow-Out
Signal Acquisition**
- **Multiplexer for
IR detectors**
- **Demultiplexer for SLM**
- **Correlator**
- **High speed imager**
 - visible/UV
 - x-ray

Taxonomy of III-V CCDs

Material(s)

GaAs, AlGaAs, InGaAs, InP, InAlAs

Channel

MESFET
2 DEG

(buried-channel)
(surface-channel)

Gate Structure

Capacitive-gate
open gap
recessed-gap

overlapping
junction
insulated

Resistive-gate
semiconductor
cermet


Speed

High Speed (> 100MHz)
Low Speed (< 100MHz)







COLUMBIA UNIVERSITY
From R. Colbeth, 1989

Year	Group	Channel Layer Material	Gap Size (um)	Channel Thickness (um)	Doping (/cm ³)	Gate Length x Width (um)	Clock Frequency	CTE	Special Features
1977	Rockwell	GaAs	1.5	1.0	1.0×10^{16}	40x400	1MHz	>0.999	
1979	Siemens	GaAs	2.0	0.2	$\sim 2 \times 10^{17}$	5x	30MHz	0.99	CTE < 0.9 at 100MHz
1980	Hughes	GaAs	1.0	1.1	1.5×10^{18}	14x200	2.8KHz	0.99	Planar, Schottky channel stop
1980	Rockwell	GaAs	1.5	1.0	1.0×10^{18}	5x100	150MHz	>0.999	
1980	Rockwell	GaAs+AlGaAs	1.0	1.0	1.0×10^{16}	10x100	~ 1 MHz	>0.999	Proton isolation 3 phase
1980	Rockwell	AlGaAs	1.5	1.5	1.5×10^{18}	40x400		0.999	Backside Illuminated Imager
1980	NOSC	InP	N/A	N/A	undoped	40x400	50MHz	>0.995	Surface channel, 1 stage
1980	Rockwell	GaAlAsSb/GaSb							Charge transfer at 77 K
1980	Siemens	GaAs	0.3	0.2	$\sim 10^{17}$	4x	1MHz	0.99	2-phase CCD
1981	NOSC	InP	N/A	N/A	7×10^{18}	10x120	1MHz	>0.998	Surface channel overlapping gate
1981	Rockwell	GaAs	1.0	1.0	5×10^{15}	5x100	1GHz	>0.994	CTE > 0.9999 at low frequency
1982	Rockwell	GaAs	2.0	1.0	undoped	40x400	83kHz	0.968	Mod-doped AlGaAs/GaAs
1984	Rockwell	GaAs	N/A	0.3	1×10^{17}	6x100	2.5GHz	0.99	Resistive-gate 0.1-4.2 GHz
1985	MIT LL	GaAs	0.5	1.3-2.5	5×10^{15}	9x	1MHz	0.9998	Gap size defined by dielectric
1986	MIT LL	GaAs	1.0	0.014	undoped	10x100	1MHz	>0.998	Quantum well AlGaAs/GaAs
1987	Univ. of Ginn	GaAs	0.06	0.2	$\sim 10^{17}$	5x	100kHz	>0.999	Gap defined by anodic ox of Al
1988	Columbia	GaAs	1.0	0.9	7×10^{15}	2x100	1GHz	>0.999	


Capacitive-Gate GaAs CCDs




GaAs CGCCD cross-section (from Colbeth, Rossi,
Song and Fossum 1989).




CGCCD fabrication sequence.




Charge distribution at the interface of the semi-insulating substrate and the active layer.




1-dimensional solution to Poisson's equation through GaAs CGCCD cross-section, assuming substrate appears p-type.



High frequency solution to Poisson's equation through GaAs CGCCD cross-section. Analysis assumes deep level traps in substrate do not respond to changes in gate voltage.




Example of charge injection input technique in GaAs CGCCD's. V_p is 5 volts.




Output amplifier biasing constraints.

1 GHz GaAs CCD




4-phase x 50 stages

2 μm gate, 1 μm gap




50 nsec delay


Output Amplifier Signal



R.Colbeth/E.R.Fossum




Columbia University, October 1988




High speed CCD test station (from Colbeth, Rossi,
Song and Fossum 1989).


Dark Current

Dark Current dominated by gate leakage current.







Equilibrium band diagram for large bandwidth GaAs
CCD.




I-V curve for a diode fabricated on material from wafer W353. The AlGaAs cap layer is 100 Å thick and the GaAs channel is 9000 Å with doping of $1 \times 10^{16} / \text{cm}^3$.



Schematic illustration of the device structure and channel potential of a GaAs capacitive-gate charge-coupled device.



Full 2-dimensional solution to Poisson's equation
in the interelectrode gaps between 3 gates (Song
1989).




$$V_{gap} > V_{gate}$$

$$V_{gap} = f(\text{gap size})$$


$$V_{p'} = f(\text{layer thickness in gap})$$

$$V_{\text{trough}} = (V_{gap} + V_{p'}) - (V_{gate} + V_p)$$



Superposition of two 1-D solutions to Poisson's equation in the interelectrode gap.





Channel potential and charge transport in GaAs
CGCCD's with interelectrode potential troughs and
small clock swing.



Cross section of an overlapping-gate GaAs charge-coupled device.
(Ref. 22.)



a)



A Recessed-Gap Capacitive-Gate GaAs CCD

R. E. COLBETH, STUDENT MEMBER, IEEE, J.-I. SONG, D. V. ROSSI, STUDENT MEMBER, IEEE, AND ERIC R. FOSSUM, MEMBER, IEEE





Fig. 2. Photograph of 50 stage four-phase delay line. CCD gates are 100 μm wide by 2 μm long with 1- μm interelectrode gap spacing. FET gate lengths are 1 μm .






Fig. 1. Potential wells under three gates obtained by two-dimensional solution to Poisson's equation for a fully depleted channel. Channel region is toward viewer. (a) Schematic cross section of simulation structure (b) with no recess and (c) with gap recess of 1300 Å. Channel is n type, 0.285 μm thick, and doped at $1.2 \times 10^{17}/\text{cm}^3$. Electrodes (rear flat regions) are 0.3 μm thick, 2 μm long, and spaced 1 μm apart. The first two gates are biased at 0 V, and the third gate (right) is biased at +5 V.



Schematic diagram of charge packet replicator/subtractor.






FIG. 1. Cross-sectional schematic of a CCD/MQW spatial light modulator

Nichols *et al* 1117

Appl Phys. Lett Vol 52, No 14, 4 April 1988




FIG. 3. Optical modulation data at 847 nm for a GaAs/AlGaAs-based, CCD/MQW spatial light modulator.




FIG. 2. Electrical performance of a 16-stage, AlGaAs charge-coupled device at 10 MHz clock rate. The upper trace is the input to the device and the lower trace is the delayed output.

ERC/88 81

InP CCD

LILE AND COLLINS




Fig. 1. (a) A photomicrograph and (b) schematic cross section of the 8-bit buried-channel CCD on InP.




Fig. 2. Schematic layout of the high-frequency clocking system.






Fig. 3. Input pulse (upper) and resulting output signal (lower) for clock drive frequencies of (a) 450 MHz and (b) 800 MHz. In case (a) the input was applied to the input gate whereas in (b) it was applied to the diode. Horizontal scale is 20 ns/major division.

Resistive-Gate GaAs CCDs


COLUMBIA UNIVERSITY
From J.-I. Song, 1990




Cross section of a p-channel silicon resistive-gate charge-coupled device using a polysilicon as a resistive gate material. (Ref. 23.)







Schematic illustration of the device structure and channel potential of a GaAs resistive-gate charge-coupled device.






Temperature dependence of the sheet resistance of cermet films before and after annealing.


Cr-SiO Cermet




COLUMBIA UNIVERSITY
From J.-I. Song, 1990



a)




b)




c)


Four-phase operation of a GaAs resistive-gate charge-coupled device. a) Cross section of the device structure. b) Clock signal (ϕ_1). c) Evolution of the channel potential.




Schematic device cross section of a GaAs resistive-gate charge-coupled device.




**RGCCD with 2 um fingers
spaced by 1 um**



**RGCCD with 1 um fingers
spaced by 10 um**




(a)




(b)


(a) Photograph of resistive-gate CCD delay line with 15 stages of four-phase electrodes. The channel is $100\ \mu\text{m}$ wide and the electrodes are $1\ \mu\text{m}$ wide spaced by $10\ \mu\text{m}$. The doping density of the channel is $2.0 \times 10^{17}/\text{cm}^3$, and thickness is $0.16\ \mu\text{m}$. The sheet resistance of the cermet was $850\ \text{k}\Omega/\square$ and $1200\ \text{\AA}$ thick. (b) Waveforms of delay line operated at 13-MHz clock frequency. Upper, middle, and bottom waveforms are one of the clock signals, input signal, and output signal of read-out amplifier, respectively.



a)



b)



c)

Two-phase operation of a GaAs resistive-gate charge-coupled device. a) Cross section of the device structure. b) Clock signal (ϕ_1). c) Evolution of the channel potential.






Fig. 1. A schematic cross-sectional view of the 2-phase GaAs CMCCD.




(a)



(b)

The 46-MHz performance of the 2-phase GaAs CMCCD: (a) using a 2-V amplitude clock and (b) using a 4-V amplitude clock.



Modeling




UC Davis

- **2-D finite-difference device simulation program: Basic Analyzer for Mos and Bipolar devices (BAMBI)**
- **General purpose solver of the three basic semiconductor differential equations**
- **Solves arbitrary configurations with externally supplied parameters**
- **Developed at Technical University, Vienna, by Prof. S. Selberherr and associates**
- **Kind help of Gerd Nanz from Digital Equipment Corporation, Vienna (formerly of Technical University of Vienna) acknowledged**

Measurement of Charge Transfer Efficiency




Measured electrical input and delayed output signal for a RGCCD




UC Davis


- 16 cells 3-Phase RGCCD
- $1.75\mu\text{m}$ gate length with $3.0\mu\text{m}$ gate pitch
- 200nm MBE grown active layer
- Electrically induced charge packet



20 MHz Clock



290 MHz Clock



Inhibition of charge packet broadening in GaAs charge-coupled devices

J. I. Song and E. R. Fossum

Department of Electrical Engineering and Center for Telecommunications Research, Columbia University,
New York, New York 10027




FIG. 1. Schematic illustration of the device structure and channel potential of a resistive-gate charge-coupled device.




FIG. 4. Transfer time as a function of applied electric field for different charge packet sizes. The dashed line shows the transit time between two electrodes spaced by $10 \mu\text{m}$, as explained in the text.




FIG. 2. Evolution of a charge packet with applied electric field of 3 kV/cm and a size of 2.5×10^9 electrons/cm. The charge packet broadens due to diffusion and self-repulsion effects. (Charge packet size is normalized by the channel width.)





FIG. 3. Evolution of a charge packet with an applied electric field of 10 kV/cm and a size of 6.0×10^7 electrons/cm. The broadening of the charge packet is inhibited by transferred-electron effects.





Evolution of a charge packet with an applied electric field of 7 kV/cm. Width of potential flats is 1 μm , as shown on the x-coordinate. Pile up of carriers is observed on the potential flat regions.



InGaAs/InP Heterostructure CCD

4-Phase, 33-Stage, 28 um Pixel, RGCCD

Rossi et al., Columbia University




Cooled, 13 MHz




Room Temp. 1 GHz

2 DEG-CCDs

Silicon CCD




2DEG CCD




ADVANTAGES OF AlGaAs / GaAs 2DEG-CCDs

- High charge handling capability
 $n_s > 10^{12}$ carriers / cm²
- Lattice-matched interface
- Very high speed operation possible
mobility > 5000 cm²/V-sec at RT
- Low clock swing
- Radiation-hard
no oxide
- Fabrication compatibility with III-V IR detectors
- Natural anti-blooming Schottky gate
- Very low temperature operation


BAND DIAGRAM OF 2DEG CCD




Without Signal Charge




With Signal Charge




RESISTIVE-GATE 2DEG-CCD



DEVICE STRUCTURE OF 2DEG RGCCD






Typical bias conditions for the test of a 2DEG RGCCD delay line. The pinch-off voltage of the CCD channel and 2DEGFET is assumed to be -1.0 V.

OPERATION OF 2DEG RGCCDs

Room Temperature

4 Phase Clocking, 32 Stages (128 Transfers)

1 μm Electrode Width, 4 μm Spacing, 100 μm Channel Width




Uniform-Doped 2DEG RGCCD


CTE = 0.999 At 1 GHz

2DEG-CCD STRUCTURES


Uniform-Doped




Undoped




Planar-Doped




P-I-N Doped




UNIFORM- vs. PLANAR-DOPED 2DEG CCD




GATE LEAKAGE CURRENT



GATE LEAKAGE vs. TEMPERATURE



CTE OF 2DEG CCDs




OPERATION OF 2DEG RGCCDs

Room Temperature

4 Phase Clocking, 32 Stages (128 Transfers)


1 μm Electrode Width, 4 μm Spacing, 100 μm Channel Width



Planar-Doped 2DEG RGCCD

CTE > 0.999 At 133 KHz


HIG CCD vs. MOD CCD



ΔE_c

~0.3 eV, AlGaAs/GaAs

~0.48 eV, InAlAs/InGaAs




ϕ_{Bn}


~ 0.9 eV, AlGaAs/GaAs

~ 0.7 eV, InAlAs/InGaAs

DUAL-PLANAR-DOPED CCD ?





DARK CURRENT IN 2DEG-CCDs




TWO-PHASE 2DEG-CCD MOTIVATION

- No dc power dissipation in resistive gate during frame integration
- Reduced number of clock drivers
- High effective fill-factor

TWO-PHASE 2DEG-CCD




PHYSICAL LAYER STRUCTURE




OPERATION OF 2DEG-CCDs

Room Temperature
2 Phase Clocking, 38 Stages (76 Transfers)
24 μm x 24 μm Pixel




CTE = 0.9993 at 25 MHz

EFFECT OF CLOCK SWING



EFFECT OF OPERATING FREQUENCY







CRITIQUE OF TWO-PHASE 2DEG-CCD

- Power dissipation savings during frame integration offset by higher clock swings during transfer
- Recess of 100 Å may be difficult to control over larger areas
- Recess-induced barrier voids natural anti-blooming in 2DEG-CCD
- Structure more difficult to achieve with planar doping


varian 

Colbeth, et al.
private communication (4/91)





$f_{cl} = 1.25\text{MHz}$




$f_{in} = 750\text{MHz}$
 $f_{cl} = 7.0\text{GHz}$

500ps/DIV

varian 

Colbeth, et al.
 private communication (4/91)

AlGaAs/GaAs 2DEG-CCD




5 stage delay
 2 gates/stage

Summary of advances in AlGaAs/GaAs 2DEG CCDs.


Year	Group	Channel Layer Material	Gate Structure	Gap Size	Gate Length x Width (um)	Clock Frequency	CTE	Comments
1982	Rockwell	AlGaAs /GaAs	Capacitive	2	40 x 400	< 83 KHz	0.98	300 K
1983	Rockwell	AlGaAs /GaAs	Capacitive	1	5 x ?	< 83 KHz	< 0.9	300 K
1990	Columbia	AlGaAs /GaAs	Resistive	N/A	5 x 100	13 MHz - 1 GHz	0.999	4-Phase, 300 K
1990	Columbia	AlGaAs /GaAs (δ -Doped)	Resistive	N/A	5 x 100	130 KHz - 1 GHz	> 0.999	4-Phase, 300 K
1990	Columbia	AlGaAs /GaAs	Resistive	N/A	24 x 24	26 MHz	0.9993	2-Phase, 300 K
1991	Varian	AlGaAs /GaAs	Capacitive	< 0.2	0.5 x 100	12 GHz	0.999	2-Phase

STATUS OF 2DEG-CCDs


- Resistive-gate 2DEG-CCD demonstrated with CTE of 0.9997 from 100 KHz to 1 GHz at room temperature
- High frequency limit not yet explored, low frequency limit set by dark current
- Dark current mechanism understood and improved structure proposed
- Two-phase device structure demonstrated with CTE of 0.9993



a)





b)




c)



a) Schematic cross section of a GaAs/AlGaAs multiquantum well photodetector. (Ref. 10.) b) Energy band diagram of a heterojunction internal photoemission detector. (Ref. 12.) c) Energy band diagram of a resonant tunneling photodetector. (Ref. 13.)



Schematic cross sections and channel potentials of GaAs RGCCD multiplexers. a) Direct detection method. b) Direct injection scheme (indirect detection). c) Gate modulation scheme (indirect detection).



a) Schematic of a portion of the side-injection gate utilizing a resistive-gate structure for the computer simulation. b) Potential profile of the resistive layer with $GS = -1V$, $G1 = G4 = 0V$, $G2 = G3 = 3V$. c) Potential profile of the resistive layer with $GS = -1V$, $G1 = G2 = 0V$, $G3 = G4 = 3V$.



GaAs CCD Research Effort at the University of Cincinnati

Contributors: Dr. P.B. Kosel (P.I.), M.R. Wilson (Ph.D.),
L.A. King (M.S.), H.D. Lee (M.S.), W.J. Roeckner (M.S.),
E.M. Miller (M.S.), D.S. Katzer (Ph.D.), L.E. Bechtler (M.S.),
N. Bozorgebrahimi (Ph.D.), R.E. Poore (Ph.D.)

Research Emphasis: Novel fabrication methods

Novel CCD architectures

Applications to imaging & signal processing

Accomplishments: 1. Fabrication

Rapid thermal annealing of ion-implanted GaAs CCDs - 1985

Anodization process for overlapping gate (OVG) CCDs - 1986

Tantalum masking for 2-phase meander channel CCDs - 1988

2. CCD architectures

4-phase OVG CCD delay line with 60 nm gate spacing - 1987

3-phase linear OVG CCD imager on GaAs - 1988

2-phase doubly implanted meander channel CCD - 1988


3. Applications

2-phase meander channel GaAs CCD imager with metal-
semiconductor-metal (MSM) detectors - 1991


Current Effort

Two-phase meander channel CCD imager on GaAs with MSM photodetectors


1. Layout features of row & column CCD registers:



2. Unit cell of CCD imager (dimensions in microns)



3. X-section and potential well profile for operation



COMMENTS ON MONOLITHIC INTEGRATION OF 2DEG-CCD AND QWIP (AS OF TODAY)

- Dark current of QWIP at 65 K approximate
10⁵ times that of 2DEG-CCD
- QWIP device can tolerate approximately 1 volt swing during integration so direct injection OK
- Vertical integration possible for high fill-factor
- Broad-band imaging (10 μm) requires readout at 10 KHz frame rate given 2DEG-CCD capacity due to QWIP dark current (10 x photo current)

Summary

- **Highest CTE is 0.9999 at 1GHz using capacitive-gate CCDs (Columbia).**
- **Highest Speed is 12GHz using 2DEG-CCD with 2-phase capacitive-gate (Varian).**
- **Most complex chip was transversal filter using resistive-gate (Rockwell).**
- **Lowest power, high performance CCD seems to be resistive-gate 2DEG-CCD.**
- **IR CCD multiplexer best-choice seems to be resistive-gate 2DEG-CCD.**
- **Low speed performance limited by dark current from gate to channel.**

III-V CCD Papers from Fossum Group at Columbia University

D.V. Rossi, E.R. Fossum, G.D. Pettit, P.D. Kirchner, and J.M. Woodall, *Reduced Reverse Bias Current in Al-GaAs and In_{0.75}Ga_{0.25}As-GaAs Junctions Containing an Interfacial Arsenic Layer*, J. Vac. Sci. and Technol. vol. B5 (4), pp. 982-984 (1987).

J.I. Song and E.R. Fossum, *Inhibition of Charge Packet Broadening in GaAs Charge-Coupled Devices*, Appl. Phys. Lett., vol. 51 (19), pp. 1539-1541 (1987).

J.I. Song and E.R. Fossum, *Characterization of Evaporated Cr-SiO Cermet Films for Resistive-Gate CCD Applications*, IEEE Trans. Electron Devices, vol. 36 (9), 1575-1579 (1989).

R.E. Colbeth, J.-I. Song, D.V. Rossi and E.R. Fossum, *A Recessed Gap, Capacitive Gate GaAs CCD*, IEEE Electron Device Letters, vol. 10 (12), 525-527 (1989).

R.E. Colbeth and E.R. Fossum, *A 1 GHz Charge Packet Replicator/Subtractor Circuit for GaAs CCD Signal Processing*, IEEE J. Solid-State Circuits, vol. 25(4), pp. 1016-1019 (1990).

D.V. Rossi, E.R. Fossum, P.D. Kirchner and J.M. Woodall, *Transport Properties and Applications of Unstrained InGaAs/AlGaAs Heterojunctions*, J. Vac. Sci. Technol. B, vol. 8(4), pp. 779-782 (1990).

J.-I. Song, D.V. Rossi, S. Xin, W.I. Wang, and E.R. Fossum, *Large Bandwidth (13 KHz - 1 GHz) Planar-Doped 2DEG-CCD with High Transfer Efficiency at Room Temperature (abstract)*, to appear IEEE Trans. Electron Devices, December 1990.

J.-I. Song, D.V. Rossi, S.-H. Xin, W.I. Wang and E.R. Fossum, *A Resistive-Gate AlGaAs/GaAs 2DEG CCD with High Transfer Efficiency at 1 GHz*, IEEE Trans. Electron Devices, vol. ED-38, pp. 930-932 (1991).

J.-I. Song, D.V. Rossi, S. Xin, W.I. Wang and E.R. Fossum, *Thermionic Field Emission in AlGaAs/GaAs Two Dimensional Electron Gas Charge-Coupled Devices*, submitted to Appl. Phys. Lett., November 1990.

E.R. Fossum, J.-I. Song, and D.V. Rossi, *Two-Dimensional Electron Gas Charge-Coupled Devices (2DEG-CCDs)*, IEEE Trans. Electron Devices, vol. ED-38(5), pp. 1182-1192 (1991).

D.V. Rossi, J.-I. Song, E.R. Fossum, P.D. Kirchner, G.D. Pettit, and J.M. Woodall, *A Resistive-Gate In_{0.53}Ga_{0.47}As/InP Heterostructure CCD*, submitted to IEEE Electron Device Lett., May 1991.

D.V. Rossi, R.E. Colbeth, J.-I. Song, E.R. Fossum, P.D. Kirchner and J.M. Woodall, *Performance Limitations of a Semiconductor-Resistive-Gate CCD*, to be submitted to IEEE Trans. on Electron Devices.

R.E. Colbeth, D.V. Rossi, J.I. Song, and E.R. Fossum, *GHz GaAs CCDS: Promises, Problems, and Progress*, Proc. SPIE, vol. 1071, pp. 108-114, (1989).

R.E. Colbeth, J.I. Song, D.V. Rossi, and E.R. Fossum, *A 1 GHz GaAs CCD with Capacitive Gates and High Transfer Efficiency*, Proc. 1989 Int'l Symp. on VLSI Tech., Sys., and Applications, Taipei, pp. 45-49 (1989).

J.-I. Song, D.V. Rossi and E.R. Fossum, *GaAs CCD Readout for Engineered Bandgap Detectors*, Proc. SPIE vol. 1308 pp. 254-260 (1990).

E.R. Fossum, *Issues and Directions in IR Readout Electronics*, Proc. Workshop on Innovative LWIR Detectors, NASA/JPL Publication 90-22, pp. 117-148 (1990).

J.-I. Song and E.R. Fossum, *A Resistive-Gate Two-Phase 2DEG-CCD for III-V IR Detectors*, in Proc. 1990 IEEE Intl. Electron Devices Mtg, pp. 267-270, San Francisco, CA, Dec. 1990.

E.R. Fossum, J.-I. Song, and D.V. Rossi, *Two dimensional electron gas charge-coupled devices, (extended abstract)*, Proc. SPIE vol. 1447, p. 23 (1991).

R.E. Colbeth, GaAs Charge-Coupled Device Circuits for High Speed Signal Processing, Ph.D. Dissertation, Columbia University, 1989.

J.I. Song, Resistive-Gate AlGaAs/GaAs Two Dimensional Electron Gas Charge-Coupled Devices, Ph.D. Dissertation, Columbia University, 1990.

(D.V. Rossi, InGaAs Resistive-Gate Charge-Coupled Devices, Ph.D. Dissertation, Columbia University, 1991.)

Other References

- B.E. Burke, K.B. Nichols, J.T. Kelliher and R.A. Murphy, "Fabrication of GaAs CCDs for High-Speed Spatial Light Modulators," Proc. IEEE GaAs IC Symposium, pp. 45-48, 1982.
- M.J. Cohen, "GaAs Charge Coupled Devices for High Speed Signal Processing Applications," Proc. IEDM, pp. 622-625, 1981.
- M.J. Cohen, Y.Z. Liu, R.A. Milano, R.J. Anderson, "AlGaAs/GaAs heterojunction charge-coupled devices (CCDs) for visible/near infrared imaging applications," Proc. SPIE, vol. 311: Mosaic Focal Plane Methodologies II, pp. 46-52, 1981.
- I. Deyhimi, R.C. Eden and J.S. Harris, "GaAs and Related Heterojunction Charge Coupled Devices," IEEE Trans. on Elect. Dev., vol. ED-27, no. 6, pp. 1172-1180, 1980.
- I. Deyhimi, W.A. Hill and R.J. Anderson, "Continuously Clocked 1 GHz GaAs CCD," IEEE Elect. Dev. Lett., vol. EDL-2, no. 3, pp. 70-71, 1981.
- W.A. Hill, E.A. Sovero, J.A. Higgins, E.M. Martin and S. Pittman, "1 GHz Sample Rate GaAs CCD Transversal Filter," Proc. IEEE GaAs IC Symposium, pp. 27-30, 1985.
- W. Kellner, U. Ablassmeier and H. Kniepkamp, "A Two-Phase CCD on GaAs with 0.3- μ m-Wide Electrode Gaps," IEEE Trans. Elect. Dev., vol. ED-27, no. 6, pp. 1195-1197, 1980.
- P.B. Kosel, N. Bozorgebrahimi, L. Bechtler and R.E. Poore, "Photodetectors for high speed image scanners on GaAs," Proc. SPIE, vol. 994: Optoelectronic Materials, Devices, Packaging and Interconnects II, pp. 108-116, 1988.
- P.B. Kosel, D.S. Katzer, R.E. Poore and E.M. Miller, "Overlapping Schottky Gate CCD's on GaAs Formed by Anodic Oxidation," Proc. 1987 Intl. Elect. Dev. Meeting, pp. 136-139, 1987.
- P.B. Kosel, D.S. Katzer, and W.J. Poeckner, "Anodic Growth at Electrode Edges on Doped GaAs Channels," J. Electrochem. Soc. vol. 134, pp. 1205-1211, 1987.
- See, for example, Proc. of the NASA/JPL Workshop on Innovative Long Wavelength Infrared Detectors, Pasadena, CA, 1990.
- M. LeNoble, J.V. Cresswell, and R.R. Johnson, "A Two-Phase GaAs Cermet Gate Charge-Coupled Devices," IEEE Trans. Electron Devices, vol. Ed-37, pp. 1796-1799, 1990.
- I. Deyhimi, R.J. Anderson, R.C. Eden, and J.S. Harris Jr., "Charge-Coupled Devices in Gallium Arsenide," IEE Proc., vol. 127, pp. 278-286, 1980.

Other References
Continued

Y.Z. Liu, R.A. Milano, R.J. Anderson, I. Deyhimi and M.J. Cohen, "Low Dark Current Glass Bonded AlGaAs/GaAs Schottky Gate Imaging CCD," IEEE GaAs IC Symposium, pp. 338-341, 1980.

Y.Z. Liu, R.J. Anderson, R.A. Milano and M.J. Cohen, "Effect of Proton Bombardment Isolation on the DC and Transient Characteristics of Schottky Barriers on $Al_xGa_{1-x}As$," IEEE Proc. IEDM vol. 81, pp. 100-103, 1981.

Y.Z. Liu, R.J. Anderson, I. Deyhimi and R.A. Milano, "AlGaAs/GaAs Heterojunction CCD Imager," Inst. of Phys. Conf. Ser. No. 56, pp. 393-402, 1981.

L. Luo, private communication, 1988.

R.A. Milano, Y.Z. Liu, R.J. Anderson, M.J. Cohen, "Very Low Dark Current Heterojunction CCD's," IEEE Trans. Elect. Dev., vol. ED-29, no. 8, pp. 1294-1301, 1982.

K.B. Nichols and B.E. Burke, "A Gallium Arsenide Overlapping-Gate Charge-Coupled Device," IEEE Elect. Dev. Lett., vol. EDL-6, no. 5, 237-240, 1985.

K.B. Nichols, B.E. Burke, B.F. Aull, W.D. Goodhue, B.F. Gramstorff, C.D. Hoyt and A. Vera, "Spatial Light Modulators Using Charge-Coupled Device Addressing and Electroabsorption Effects in Multiple Quantum Wells," IEEE Trans. Elect. Dev., vol. ED-34, no. 11, pp. 2363-2364, 1987.

R.A. Milano, M.J. Cohen, and D.L. Miller, "Modulation-Doped AlGaAs/GaAs Heterostructure Charge Coupled Devices", IEEE Electron Device Lett., vol. EDL-3, pp. 194-196, 1982.

R.A. Milano, J.A. Higgins, D.L. Miller, and E.A. Sovero, "The Application of Modulation-Doped Heterostructures to High Speed Charge Coupled Device," In GaAs and Related Compounds 1982 (Inst. Phys. Conf. Ser. No. 65), 1983, pp. 445-452.

Y.Z. Liu, "An Enhancement Mode Schottky Barrier Gate Charge-Coupled Device on a High Electron Mobility Transistor Structure," Appl. Phys. Lett., vol. 41, pp. 874-876, 1982.

C.K. Kim and E.H. Snow, "P-Channel Charge-Coupled Devices with Resistive Gate Structure," Appl. Phys. Lett., vol. 20, pp. 514-516, 1972.

J. A. Higgins, R.A. Milano, E.A. Sovero, and R. Sahai, "Resistive Gate GaAs Charge Coupled Devices," Proc. IEEE GaAs IC Symp., 1982, pp. 49-52.

Other References
Continued

A.I. Prokop'ev, "Numerical Estimate of the Charge-Transfer Time in a Gallium Arsenide Charge-Coupled Device with a Buried Channel," *Izvestiya VUZ. Radioelektronika*, vol. 27, no. 3, pp. 79-80. 1984.

A.I. Prokop'ev, "Numerical Analysis of Charge-Transfer Properties in Gallium Arsenide Charge-Coupled Devices," *Izvestiya VUZ. Radioelektronika*, vol. 28, no. 3, pp. 39-43, 1985.

A.I. Prokop'ev, "Use of Fast Fourier Transform in Calculation of Potential and Field Distributions in Gallium Arsenide Charge-Coupled Devices in the Absence of Mobile Charge," *Izvestiya VUZ. Radioelektronika*, vol. 28, no. 6, pp. 68-72, 1985.

A.I. Prokop'ev, "Analysis of the Dynamic Characteristics of Gallium Arsenide CCD Register in the Temperature Range of 77-600 K," *Izvestiya VUZ. Radioelektronika*, vol. 29, no. 9, pp. 42-46, 1986.

R. Sahai, R.L. Pierson, R.J. Anderson, E.H. Martin, E.A. Sovero and J.A. Higgins, "GaAs CCD's with Transparent (ITO) Gates for Imaging and Optical Signal Processing," *IEEE Electr. Dev. Lett.*, vol. EDL-4, no. 12, pp. 463-464, 1986.

D.K. Schroder, "Schottky Barrier Gate Charge-Coupled Devices." In: Metal Semiconductor Schottky Barrier Junctions and Their Applications. Ed. B.L. Sharma, Plenum Press, New York, 1984.

D. Sodini, A. Touboul and D. Rigaud, "Two-Dimensional Numerical Simulation of the Charge Transfer in GaAs Charge-Coupled Devices Operated in GHz Range," *Physica B & C (Netherlands)*, vol. 129B & C, no. 1-3, pp. 568-572, 1984.

E.A. Sovero, R. Sahai, W.A. Hill and J.A. Higgins, "Microwave Frequency GaAs Charge-Coupled Devices," *IEEE GaAs IC Symposium*, pp. 101-104, 1984.

K. Yonei and O. Omoto, "Computer Simulation of Bulk-Charge Transport in Small-Geometry Depletion-MES Charge-Coupled Device," *Electronics and Communications in Japan*, part 2, vol. 68, no. 6, pp. 77-86, 1985.

E.A. Sovero, W.A. Hill, R. Sahai, J.A. Higgins, S. Pittman, E.H. Martin, and R.L. Pierson, Jr., "Transversal Filter Application of a High Speed Gallium Arsenide CCD," *Proc. IEEE GaAs IC Symp.*, 1983, pp. 92-95.

Other References
Continued

F.L. Schuermeyer, R.A. Belt, C.R. Young, and J.M. Blasingame, "New Structure for Charge-Coupled Devices," Proc. IEEE (Lett.), vol. 60, pp. 1444-1445, 1972.

W. Kellner, H. Bierhenke, and H. Kniepkamp, "A Schottky Barrier CCD on GaAs," 1977 IEDM Tech. Dig., p. 599.

I. Deyhimy, J.S. Harris, R.C. Eden, D.D. Edwall, S.J. Anderson, and L.O. Bubulac, "GaAs Charge-Coupled Devices," Appl. Phys. Lett., vol. 32, pp. 383-385, 1978.

M.D. Clark, C.L. Anderson, R.A. Jullens, and G.S. Kamath, "Planar Sealed-Channel Gallium Arsenide Schottky-Barrier Charge-Coupled Devices," IEEE Trans. Electron Devices, vol. ED-27, pp. 1183-1188, 1980.

U. Ablassmeier, W. Keller, H. Herbst, and H. Kniepkamp, "Three-Phase GaAs Schottky-Barrier CCD Operated up to 100-MHz Clock Frequency," IEEE Trans. Electron Devices, vol. ED-27, pp. 1181-1183, 1980.

H. Heyns and J.G. Van Santen, "The Resistive Gate CTD Area-Image Sensor," IEEE Trans. Electron Devices, vol. EDL-25, pp. 135-139, 1978.

P.B. Kosel, M.R. Wilson, and L.A. King, "Configuration of High Speed Gallium Arsenide Charge-Coupled Devices Imagers," Optical Engineering, vol. 24, pp. 176-182, 1985.

B.E. Burke and J.A. Higgins, "Optical Processor Components Based on GaAs CCD Technology," Optical Computing: Digital and Symbolic, Ed. R. Arrathoon, Marcel Dekker, Inc., New York and Basel, 1989.

J.A. Higgins, R.A. Milano, E.A. Sovero, and R. Sahai, "Resistive Gate GaAs Charge Coupled Devices," Proc. IEEE GaAs IC Symp., 1982, pp. 49-52.

J.A. Higgins, "Electro-Optical Signal Processing Applications of the GaAs CCD," Proc. SPIE, vol. 495, Real Time Signal Processing VII, pp. 197-204, 1984.

Y.Z. Liu, I. Deyhimy, R.J. Anderson, R.A. Milano, M.J. Cohen, J.S. Harris, Jr., "A Backside-Illuminated Imaging AlGaAs/GaAs Charge-Coupled Device," Appl. Phys. Lett., vol. 37, pp. 803-805, 1980.

R.A. Milano, Y.Z. Liu, R.J. Anderson, and M.J. Cohen, "Very Low Dark Current Heterojunction CCD's" IEEE Trans. Electron Devices, vol. ED-29, pp. 1294-1301, 1982.