

Aluminum was used in the same manner as for the input gate to permit overlapping of both levels of polysilicon used in the clocking structure with the common output gate. To multiplex the four output signals, the source terminals of the four output FETs were connected together on chip to a common bond pad and to an off-chip load resistor. Although this connection simplifies off-chip circuitry, the maximum voltage gain of the four output source followers operated in parallel is one quarter rather than unity. In addition, the reset gates were bonded together on chip and driven by a single reset gate clock operating at four times the frequency of the low frequency 4ϕ clock. The timing diagram for this common reset gate clock and the 4ϕ clocks operating at low frequency is shown in Figure 3. The timing of the reset gate signal was adjusted so that all reset gates were reset and turned off immediately before any clock phase goes to a low voltage state.

III. EXPERIMENTAL RESULTS

A. TEST CIRCUITS

Figure 4 shows a block diagram of the test circuits used for the time expansion mode of operation. For device diagnostic purposes the transient test pulse generator supplies a test signal to the input gate of the four CCDs in sync with the 50 MHz 4ϕ clock. The sync pulse is provided by a gate output pulse of a commercial oscilloscope. This sync pulse also starts a counter that counts the desired number of 50 MHz clock cycles before sending a trigger pulse to the frequency control and 4ϕ clock circuit that then switches the clock frequency from 50 MHz to a lower readout frequency. The frequency control and 4ϕ clock circuit uses a divide by four emitter coupled logic circuit (ECL) to generate the 4ϕ clock signals from a master clock signal supplied by either the f_{LO} oscillator or the f_{HI} oscillator. The ECL circuit maintains the phase integrity of all four clock phases at the instant of switching from 50 MHz to the readout frequency. Commercial pulse amplifiers increase the 4ϕ ECL level clock signals to 6 volts before the clock signals are applied to the CCD. Also, the 4ϕ ECL clock signals are used to trigger four additional clock generators that supply the input diffusion clock signals. The reset gate clock generator is synchronized to the f_{LO} master oscillator so as to operate at four times the low frequency of the 4ϕ clock signals.

B. CCD PERFORMANCE

The performance of the CCD circuit when operated in the time expansion mode has been characterized by examining its response to rectangular pulse and linear ramp waveforms. Figure 5 shows an input pulse about 190 nanoseconds wide and the sampled output pulse time expanded to about 60 microseconds wide. The CCD clock frequency was switched from 50 MHz to 165 KHz for this result. The output signal voltage of this pulse is 34 mV with no fat zero having been introduced. The full well output signal voltage for the CCDs is about 55 mV.

This corresponds to a measured full well charge packet of 0.23 picocoulomb. The charge transfer efficiency (CTE) of the CCDs has been measured to be greater than 0.9998 per transfer for a total of 128 (4×32) high speed transfers at 50 MHz. This CTE is sufficiently large that no output voltage difference can be seen between a single packet having 128 transfers at 50 MHz and a packet having only four transfers at 50 MHz and 124 low frequency transfers.

The response of the circuit to a linear ramp is shown in Figure 6. Figure 6a shows the input ramp applied to the common input gate electrode of all four CCDs and Figure 6b the time expanded output signal. As seen from the output signal waveform, the response of the circuit becomes increasingly nonlinear for low level charge packets. Consequently, we have found it necessary to bias the device into a more linear region of operation by introducing a background charge corresponding to about 7 to 10 mV of output signal. For Figure 6b a 7 mV background signal was introduced to improve its linearity.

To obtain waveforms like those of Figures 5 and 6, we found it necessary to compensate any fixed pattern noise due to unequal response of the four CCDs by adjusting the individual d.c. bias levels of the four input diffusions. Some of the causes of unequal response of the four CCDs include (1) different clock voltages and waveshapes of the 4ϕ clocks and input diffusions clocks, (2) different electrode areas of the first clocking electrodes of the four CCDs and (3) different voltage gains of the four gated charge integrators. We have been able to compensate for these differences to the extent shown by the results of Figures 5 and 6 by individually adjusting the d.c. biases of the four input diffusions to obtain a smoothed output response to a linear ramp input. It has been possible to reduce this fixed pattern noise so that the ratio of the peak signal to the peak fixed pattern noise is about 40:1.

The fixed pattern noise among the four CCDs is much larger than the intrinsic noise of a single CCD channel as measured by a pulse height analyzer (PHA). The PHA was used to sample and record the output voltage distribution of a full well charge packet repeatedly injected into a single CCD channel. The noise distribution was nearly Gaussian and the signal to noise ratio was calculated as the ratio of the maximum signal to the full width half maximum. This number was repeatedly measured to be greater than 90:1. For this measurement, no prefiltering was done to remove any noise of the output FET or reset FET.

IV. CONCLUSION

Sampling of transients at a 200 MHz rate and their subsequent time expansion to output sample periods greater than 5 μ s has been accomplished by operating four CCDs on a single chip at a 50 MHz 4ϕ clock frequency. The output signal amplitude, linearity and noise has been described. Further improvements are needed in the input and output sections of the CCDs to reduce the fixed pattern noise and improve the linearity of the circuit.

ACKNOWLEDGEMENTS

This work was performed under the auspices of the U.S. Energy Research and Development Administration under contract number W-7405-Eng-48.

The authors wish to acknowledge the fabrication assistance of F. Cook, K. Mayeda, W. Tindall and J. Trevino and the electronics assistance of L. Mendonca.

REFERENCES

1. Chan, Y. T., French, B. T., and Green, P. E., "Extremely High Speed CCD Analog Delay Line," Proceedings of 1975 International Conference on the Application of Charge-Coupled Devices, pp. 389-398, San Diego, CA, October 29-31, 1975.
2. Gradl, D. A., Groenwald, R. A., and Flanagan, T. J., "High Speed Operation of CCDs," *ibid.*, pp. 399-412.
3. Linnenbrink, T. E., Monahan, M. J., and Rea, J. L., "A CCD-Based Transient Data Recorder," *ibid.*, pp. 443-453.
4. Esser, L. J. M., Collet, M. G., van Santen, J.G., "The Peristaltic Charge Coupled Device," International Electron Devices Meeting, pp. 17-20, Washington, D.C., Dec. 3-5, 1973.
5. Sequin, C. H. and Mohsen, A. M., "Linearity of Electrical Charge Injection into Charge-Coupled Devices," IEEE J. Sol. St. Circuits, Vol. SC-10, No. 2, pp. 81-92, April 1975.

NOTICE

"This report was prepared as an account of work sponsored by the United States Government. Neither the United States nor the United States Energy Research & Development Administration, nor any of their employees, nor any of their contractors, subcontractors, or their employees, makes any warranty, express or implied, or assumes any legal liability or responsibility for the accuracy, completeness or usefulness of any information, apparatus, product or process disclosed, or represents that its use would not infringe privately-owned rights."




Fig. 1. Photomicrograph of Transient Recorder Chip





Fig. 2. Timing diagram of significant clocks at input structure of one CCD channel.




Fig. 3. Timing diagram of reset gate and 4 φ clocks operating at low frequency.




Fig. 4. Test Circuit for Time Expansion Operation




Fig. 5. Pulse response
 (a) Input: 2V/DIV., 50 NS/DIV.
 (b) Output: 10 mV/DIV., 20 μS/DIV.




Fig. 6. Ramp response
 (a) Input: 1V/DIV., 50 NS/DIV.
 (b) Output: 10 mV/DIV., 10 μS/DIV.