

## AN MOS AMPLIFIER FOR CCD APPLICATIONS

N. Weste\* and J. Mavor\*\*

### ABSTRACT

A key development in CCD integrated circuits is the incorporation of on-chip peripheral circuitry for signal conditioning, summing and sample-and-hold. This is conveniently realised using monolithic MOS transistors to form the gain block, preferably in the configuration of a differential-input, operational amplifier. In this paper, details of MOS amplifiers are given which have been specifically designed for CCD integration of signal processing applications. Details are also given of a chopper-stabilisation circuit to improve the usually poor temperature drift characteristics of MOS stages. The current and expected future performance of these amplifiers is presented in the CCD context. The application of these amplifiers in CCD sub-systems is reviewed with particular reference to feedback linearisation and the implementation of on-chip, active filter banks.

### INTRODUCTION

In order that CCD signal processing circuits might gain a wide acceptance, they have to be easy to use and convenient to implement in larger systems. This necessarily means that the clock driving circuits, and more importantly the various level shifting, gain and sample and hold amplifiers, should be incorporated on chip (refs.1,2). At the present time most of the latter functions are performed by off-chip discrete circuitry; usually using bipolar operational amplifiers. It seems attractive, therefore, to implement operational amplifiers on the CCD chip itself. To minimise the complexity of the process, and thus maximise the yield, it is desirable to design these amplifiers using the same technology as the CCD itself. Although MOS transistors have relatively low gain, it is possible to achieve a useful gain-bandwidth product in carefully designed amplifiers. In critical applications DC drift may be minimised by using a chopper-stabilisation technique using the CCD clocks.

This paper presents the results of work carried out on the design and evaluation of CCD process compatible amplifiers which have been designed to be used in conjunction with CCD subsystems. The results show that DC stability, noise and frequency response criteria may be satisfied, for applications below 10 MHz. Provided that the configurations in which the amplifiers are used are not dependent on large open-loop gains, then the gain of these amplifiers has been found to be sufficient.

\* Department of Electrical Engineering, University of Adelaide, Australia.

\*\* Department of Electrical Engineering, University of Edinburgh, Scotland.

## DESIGN

### Target Specification

The first amplifier designed was a PMOS amplifier that had a target specification that would enable the amplifier to be used for most on-chip tasks. These were as follows:

GAIN	200 - 1000
BANDWIDTH (OPEN LOOP)	0.5 → 1 MHz
POWER DISSIPATION	50 mW
S/N RATIO	>60 dB
CHIP AREA	<400000 sq. microns (630 $\mu$ x 630 $\mu$ )
OUTPUT IMPEDANCE	5 K $\Omega$
OUTPUT SWING (20 V VDD)	10 V p-p
CMRR	>60 dB

### PMOS Amplifier Design

The amplifier was designed for a conventional <111>, 3-15  $\Omega$  cm, P-channel digital process with threshold voltages about -2 V. The circuit diagram of the PMOS amplifier appears in Figure 1(a). It consists of two cascaded differential stages which in turn drive a source follower level shifter. This source follower drives a gain block consisting of three inverters and a source follower buffer, which provides a low impedance output driver. Two bias points set the tail currents in the differential pairs. These bias points are set externally, but on-chip biasing is quite feasible.

The PMOS amplifier was designed with a dominant pole which could be adjusted by an external capacitor, depending on the application. If desired this could be achieved on chip by a redesign of the relevant stages. In addition to the desired dominant pole, a zero was evident due to the interaction of the finite diffusion connection resistance from the compensation point to the pad, and the compensation capacitance.

The noise in the amplifier is dominated by the input stage and may be minimised by optimising the input driver transistors. Large W/L devices minimise the 1/f noise and the area of the input transistors is optimum when it equals the source capacitance. The W/L of the input transistors in this design was 25 and the input capacitance approximately 12 pF. In addition, maximising the L dimension reduces channel conductance modulation which affects common mode performance (ref.4).

### NMOS Amplifier Design

Based on the results of the PMOS design an amplifier was designed on a <100>, thin oxide, n-channel process having a threshold voltage of around -1 V. (ref.3). The circuit of this amplifier appears in Figure 1(b).

In essence it is similar to the PMOS design, but the number of stages has been reduced and the gain of each stage increased. Only one bias point is needed but two substrate voltages are needed. At only one point is there an inverter driving another inverter, which provides an obvious compensation point.

Because the amplifier was designed on the Plessey "shadow etch" process it was possible to design a transistor which minimised the gate-drain overlap which, due to the Miller effect, dominates the frequency response of these amplifiers. This was achieved by placing a guard plate over the drain diffusion and placing the control gate next to this. In high gain stages this reduces the input capacitance of the stage by a factor of 2 - 5.

#### AMPLIFIER PERFORMANCE

##### PMOS Amplifier

The performance of the prototype PMOS amplifier is summarised in Table 1.

TABLE 1 - PMOS AMPLIFIER (OPEN LOOP)

<u>PARAMETER</u>	
VDD	-20 V
GAIN	52 dB
BANDWIDTH ( $C_L = 120 \text{ pF}$ $R_L = 1 \text{ M}\Omega$ )	500 kHz
POWER DISS	20 mW
S/N RATIO 1 kHz	60 dB
CHIP AREA	302000 sq. $\mu$ (550 $\mu$ x 550 $\mu$ )
OUTPUT IMPEDANCE	3 K $\Omega$
OUTPUT SWING	-2 V to +7 V
CMRR	74 dB
DRIFT (no compensation)	2 mV/ $^{\circ}$ C
DRIFT (compensation)	1 mV (10 $^{\circ}$ C $\rightarrow$ 70 $^{\circ}$ C)
SLEW RATE	0.5 V/ $\mu$ s
INPUT CAPACITANCE	12 pF

This shows that the desired gain has been achieved at the required bandwidth. Figure 2(a) shows the gain and phase response. The notable differences when compared to a bipolar operational amplifier are the open loop gain, drift and the output impedance. In addition, the threshold drop across the output stages limit the output voltage swing to about half the supply rail. The rms noise measured at unity gain for a 500 kHz bandwidth was 5 mV and this exhibited a 1/f type characteristic. Figure 2(b) shows this noise plotted against frequency.

## NMOS Amplifier

Preliminary results for the NMOS amplifier are shown in Table II.

TABLE II - NMOS AMPLIFIER (OPEN LOOP)

PARAMETER	
VDD	15 V
GAIN	50 dB
BANDWIDTH	5 MHz
$C_L = 10 \text{ pF}$ $R_L = 10 \text{ M}\Omega$	
POWER DISSIPATION	100 mW
CHIP AREA	360000 sq. $\mu^2$ (60 $\mu$ x 60 $\mu$ )
OUTPUT IMPEDANCE	500 $\Omega$
OUTPUT SWING	-5 to +2 volts
SLEW RATE	2 V/ $\mu$ s

These show that the open loop bandwidth has been increased by a factor of 10, slew rate increased and the output impedance decreased at the expense of power dissipation.

### STABILISATION

#### Operation

As was noted previously, the dc drift and associated noise is reasonably high for MOST amplifiers resulting from the 1/f type characteristic of the noise associated with MOST's. Two approaches may be used to reduce the noise. The first is to use the amplifiers in unity gain configurations, and rely on the open loop gain of the amplifiers to reduce the noise to an acceptable level. A second method involves the use of a stabilisation technique used originally for vacuum tube amplifiers, but more recently applied by Fry (ref.4) to MOST amplifiers. This chopper-stabilisation technique uses the available CCD clocks to reduce the drift virtually to zero without incurring large support circuitry overheads. The circuit used in this set of experiments is shown in Figure 3(a), although other possibilities exist.

With reference to Figure 3(a) the operation of the circuit is as follows. At the beginning of the stabilisation period, the non-inverting input of the amplifier is clamped via MOST switch T4 to common. The inverting input is clamped via capacitor  $C_{STORE}$  and switch T3 to common. At the same time full negative feedback is applied via switch T5 resulting in a non-inverting unity gain amplifier. In this configuration  $C_{STORE}$  charges to the offset voltage produced by the amplifier. Following this stabilisation period T3 and T4 are opened and T1, T2 closed, the amplifier reverting to its original configuration, with  $C_{STORE}$  subtracting the offset.

As CCD's operate in a sampled data mode, the periods where data is not sampled may be used to stabilise the amplifier. Figure 3(b) shows the stabilised output signal and a detailed photograph of the clamping period.

Figure 3(c) shows the improvement effected by using this stabilisation method.

### Theory

In the analysis of the chopper stabilisation a band-limited input signal is considered. The stabilisation technique results in an output spectrum which may be considered to consist of two components - the signal and a noise contribution. The full analysis is presented in Appendix 1 resulting in a signal component given by:

$$V_o(t) = A v(t) p(t)$$

where,

$v(t)$  = input signal to stabilised amplifier

$p(t)$  = CCD clock stabilising waveform

$V_o(t)$  = output signal of stabilised amplifier

$A$  = open loop gain of amplifier

and,

$$p(t) = \frac{L}{T} \sum_{-\infty}^{\infty} \text{sinc} \left( \frac{nL}{T} \right) e^{+jn2\pi t/T}$$

where,

$T$  = CCD clock period =  $1/f_o$

$L$  = stabilisation period ( $= \frac{T}{3}$  for  $3\Phi$  CCD)

Plotted in the frequency domain this output signal is shown in Appendix 1. The DC gain is proportional to the  $L/T$  ratio which is  $1/3$  for a 3-phase CCD and  $1/2$  for a 2-phase CCD.

The noise component in the output is given by,

$$G_n(f) = \sum A_n(f) G_x(f - n f_o)$$

where,

$G_n(f)$  = net output noise spectrum of stabilised amplifier,

$G_x(f)$  = power spectrum of internally generated noise, and

$A_n(f)$  = coefficients defined in Appendix 1.

From Appendix 1 it may be seen that  $A_o$  is multiplied by  $G_x(f)$  which in the case of the MOST amplifiers is dominated by  $1/f$  noise. Thus it may be seen that any internally generated  $1/f$  noise is virtually suppressed by the stabilisation procedure. The coefficient  $A_1$  is multiplied by  $G_x(f - f_o)$  which is effectively the thermal noise of the amplifier around the clock frequency. For MOST transistors this will be quite low. The net result of using a stabilised MOST amplifier in the CCD case is therefore only a slight increase in noise.

### Use of Stabilisation

A few points need to be made in relation to the use of the amplifiers. A conceivable use would be in low-pass prefilters to prevent aliasing distortion at the input of a CCD (ref.5). However, the output of a stabilised amplifier filter would contain signal components about multiples of the CCD clock frequency and hence could not be used to prevent aliasing distortion. Thus for low pass filtering applications the amplifiers have to be used in a unity gain mode. Alternatively, a low stabilisation frequency (10 Hz) could be used such as Fry (ref.3), employing an  $L/T$  ratio of say 999/1000. Sample-and-hold operations have to be achieved in

a similar manner. In view of the experience gained with these amplifiers the former approach seems the most practical.

## APPLICATION OF AMPLIFIERS

### Low-Pass Filters

The PMOS amplifiers were used in a second-order low-pass Butterworth filter, which has a designed 3 dB point of 5 kHz. This filter was compared with a filter which used a 741 type operational amplifier. Figure 4 shows the responses of the various filters including a simulated results using SPICE 2 (ref.6). Note that the PMOS amplifier filter used smaller capacitor values to minimise the phase shift introduced, due to the finite output impedance of this amplifier. When the capacitors are too large a net phase shift occurs, which changes the polarity of the feedback thus causing an increase in the response at high frequencies. However, with small capacitor values (as would be implemented on-chip) this effect is minimised. The NMOS amplifier shows this effect to an even smaller extent due to its lower output impedance. The amplifiers operated with a gain of approximately 1.4 which applies sufficient negative feedback to reduce the noise to about 5 mV rms.

Another observed difference between the bipolar amplifier and the PMOS amplifier filters was a slight difference in pass-band gain.

### Summing Amplifier

A circuit which represents a typical CCD signal processing sub-system is shown in Figure 5(a). This circuit is a form of Hilbert transformer, which derives two sine waves in quadrature over a range of frequencies. In a more developed form it could form the basis for SSB generation and detection and for quadrasonic demodulation. However, as a representative model of a wide range of other CCD analogue systems, it shows operational amplifiers used as summing amplifiers and sample-and-hold amplifiers. The calculation of the tap weights (and description of a similar circuit) is described elsewhere (ref.7).

The system shown in Figure 5(a) was constructed and tested using internally compensated bipolar operational amplifiers and the PMOS amplifiers. Figure 5(b) shows the impulse response of the phase shifter using the MOST amplifiers (the slight discrepancies in weighted levels are due to misalignment errors in the fabrication of the CCD). Figure 5(c) shows the two generated sine waves, which are shifted by approximately  $90^\circ$ . The finite gain of the PMOS amplifiers resulted in a slight amplitude drop in the output compared to the bipolar case. The bipolar amplifiers have also a higher output drive capability. Despite these observations the operation of both systems - bipolar and PMOS - was substantially similar.

### Linearisation

A useful application for these MOST amplifiers would be for the linearisation of the CCD transfer function (ref.8). In this configuration, the quantity of charge injected into the CCD is non-destructively sensed, and this signal used as feedback to control the charge being injected via a differential amplifier. An open loop gain of 100 is sufficient for many applications of this technique.

## CONCLUSIONS

It has been shown that it is possible to implement MOS amplifiers that will perform most of the signal conditioning functions on the same chip as the CCD itself. In particular, low pass filters have been realized which could be used for on-chip pre-filtering and comparable performance to bipolar low pass filters has been achieved.

Drift may be reduced to a negligible level by using a chopper stabilisation technique which adds a minimum of amplifier generated noise to the processed signal.

It has been shown that an increase in frequency performance may be achieved by using an NMOS process and this may be further enhanced with specially designed transistors. Using a circuit analysis program (SPICE 2) it is possible to estimate the performance of an optimised amplifier which indicates gains of the order of 1000 and unity gain bandwidths of 30 MHz, combined with power dissipations of 50 mW.

With amplifiers similar to that described, the level of integration in CCD analogue systems may be increased substantially while maintaining the simplicity of the CCD process. Thus the component count, and hence cost, of a complex signal processing system may be kept to a minimum.

## ACKNOWLEDGEMENTS

The authors acknowledge the sponsorship of the SRC, DCVD (MOD), EILCO (Aust.), EMIE (Aust.), the Wolfson Microelectronics Liaison Unit, University of Edinburgh and the Department of Electrical Engineering of the University of Adelaide. They are grateful for the efforts of Dr. B.R. Davis with the analysis of the switching stabilisation. M. Aitken, Dr. D.J. MacLennan and Dr. P.H. Cole provided invaluable discussion and encouragement.

## REFERENCES

1. H.F. Benz and C. Husson, "Charge-Coupled Device (CCD) Analog Signal Processing". Proc. IEEE (Letters), Vol. 63, No.5, pp.882-823, May 1975.
2. H.J. Whitehouse, "Signal Processing with Charge Transfer Devices". IEEE Journal of Solid State Circuits, Vol. SC-11, No.1, pp.64-65, February 1976.
3. V.A. Browne and K.D. Perkins, "A Non-overlapping Gate Charge-Coupling Technology for Serial Memory and Signal Processing Applications". IEEE J.S.S.C., Vol. SC-11, No.1, pp.203-207, February 1976.
4. P.W. Fry, "A MOST Differential Amplifier". IEEE J.S.S.C. (Corresp.) SC-4, pp.166-168, June 1969.
5. R.D. Baertsch, W.E. Engeler and H.S. Goldberg, "The Design of Practical Charge-Transfer Transversal Filters". IEEE J.S.S.C., Vol. SC-11, pp.65-75, February 1976.
6. C.L. Nagel, D.O. Pederson and E. Cohen, "Computer Simulation of Microcircuits". IEEE International Electronics Convention Proceedings, pp.161-164, August 1975, Sydney.


7. A. Chowanec and G.S. Hobson, "The Use of Charge-Coupled Devices for Single-Sideband Modulation". Digest of Papers - Conference on the Technology and Applications of Charge Coupled Devices 1974. University of Edinburgh.
8. D.J. MacLennan and J. Mavor, "Novel Technique for the Linearisation of Charge Coupled Devices". Electronics Letters Vol. 11, No.10, pp.222, May 1975.

APPENDIX 1

Stabilisation

1. Model the amplifier as follows


- $V_o(t) = AV_i(t) + x(t)$
- where  $A$  = amplifier gain
- $V_i(t)$  = signal input =  $V^+ - V^-$
- $x(t)$  = amplifier noise = DC offset + drift +  $1/f$  noise + white noise
- $V_o(t)$  = output voltage



Assume during clock phase  $\phi_1$


$$V_o = V_c = A(-V_o) + x(t)$$

$$\therefore V_o(t) = \frac{x(t)}{1+A}$$



During clock phase  $\phi_2$

$$V_o(t) = A(v(t) - V_c) + x(t)$$



Now let  $p(t) = 1$  during  $\phi_2$   
 $p(t) = 0$  during  $\phi_1$   
 where  $p(t) =$  CCD clock sequence  
 Hence


$$V_o(t) = [A(v(t) - V_c) + x(t)]p(t) + \left[ \frac{x(t)}{1+A} \right] (1 - p(t)) \quad (1)$$

where  $V_c = \frac{x(t')}{1+A}$   $t'$  is the beginning time of pulse  $p(t)$ .

2. Signal Component

From (1)

$$V_o(t) = A v(t) p(t)$$



For pulse waveform  $p(t)$


$$p(t) = \frac{1}{T} \int_{-\infty}^{\infty} \text{sinc} \left( \frac{nL}{T} \right) e^{jn2\pi t/T} dt$$

$$= \sum_{-\infty}^{\infty} C_n e^{jn2\pi f t}$$

where  $C_n = \frac{L}{T} \text{sinc} \left( \frac{nL}{T} \right)$

$$f_0 = 1/T$$

which may be represented by



Thus for  $\frac{1}{T} = \frac{1}{3}$  the DC gain is  $\frac{A}{3}$  and the "gain" at  $\frac{1}{T} = \frac{2}{3\pi}$

3. Noise Component

From (1)

$$n(t) = \left[ -\frac{A}{1+A} x(t') + x(t) \right] p(t) + \frac{x(t)}{1+A} (1 - p(t))$$

$$= x(t) q(t) - w(t) \tag{2}$$

where  $q(t) = \frac{1}{1+A} + \frac{A}{1+A} p(t)$

$$w(t) = \frac{A}{1+A} x(t') p(t)$$

Consider a component  $e^{j2\pi ft}$  of  $x(t)$ .

Thus

(a)  $\frac{x(t)}{1+A} = ce^{j2\pi ft}$  where  $c = \frac{1}{1+A}$

(b)  $(1 - c) x(t) p(t) = (1 - c) e^{j2\pi ft} \sum c_n e^{jn2\pi f_0 t}$

(c)  $(1 - c) x(t') p(t) = (1 - c) [x(t) * \text{combfunction}]$  passed through a filter with  $h(t) = \begin{cases} 1 & 0 \leq t \leq L \\ 0 & \text{elsewhere} \end{cases}$

Thus  $x(t) * \text{combfunction} = \frac{1}{T} e^{j2\pi ft} \sum e^{jn\pi L/T} e^{jn2\pi f_0 t}$

and  $x(t') p(t) = \frac{1}{T} e^{j2\pi ft} \sum H(f + n f_0) e^{jn\pi L/T} e^{jn\pi f_0 t}$

where  $H(f) = \frac{1 - e^{-j2\pi fL}}{j2\pi f} = L \text{sinc}(Lf) e^{-j\pi fL}$

hence from (2)

$$n(t) = \sum a_n e^{j2\pi(f + n f_0)t}$$




Figure 1(a). PMOS Amplifier (W/L values shown) (UA7501)






Figure 1(b). NMOS Amplifier (M550A-N)






Figure 2(b). Noise Characteristic of PMOS Amplifier




Figure 3(a). Switching Stabilisation Circuit  
phi is one phase of the CCD clock.





Figure 3(b). Stabilisation Waveforms

Photograph showing input to stabilised amplifier (upper trace) and output (lower trace).

$$\frac{L}{T} = \frac{2}{3}$$



Photograph showing detailed portion of stabilisation output waveform  $\frac{L}{T} = \frac{1}{3}$ . Step response of amplifier may be seen on the leading edge of signal period waveform.




Figure 3(c). Improvement of Drift with Stabilisation




Figure 4. Butterworth Low Pass Filter Results




FIG. 5. CCD SUB-SYSTEM

- (A) TWO QUADRATURE SINEWAVES GENERATED AT  $V_A$  AND  $V_B$
- (B) IMPULSE RESPONSE OF CIRCUIT (A)
- (C) RESULT OF APPLYING SINEWAVE AT INPUT
- Scales: 1 V/cm vertical; 50  $\mu$ s/cm horizontal

