

CMOS FPA with Multiplexed Pixel level ADC

Boyd Fowler

Abbas El Gamal

David Yang

Information Systems Laboratory, Electrical Engineering Department, Stanford University, Stanford, CA 94305-4055

email: fowler@isl.stanford.edu abbas@isl.stanford.edu dyang@isl.stanford.edu

Phone: 1-415-723-3473 FAX: 1-415-723-8473

April 10, 1995

Abstract

A pixel cell for an FPA with sigma delta modulation based ADC is described. The ADC and sensing devices are shared among four neighboring pixels to reduce transistor count. Each pixel cell consists of a photodiode and four transistors for multiplexing the shared ADC circuits. The ADC consists of a voltage comparator, a one bit DA converter and two access transistors. The total number of shared transistors is 10-15 depending on the desired dynamic range. The estimated pixel cell size is $10\mu\text{m} \times 10\mu\text{m}$ in $0.5\mu\text{m}$ CMOS process with four layers of metal and a single layer of polysilicon at a fill factor of close to 30%. The estimated dynamic range of the FPA is 70dB and each pixel dissipates less than 30nW at $V_{cc} = 3\text{v}$.


The digital data from the array is read out in a manner similar to a RAM using row decoders and simple sense amplifiers. Decimation of the sigma delta modulated data is assumed to be performed externally using FIR filters.

Main Features

- Visible/NIR range sensor
- Uses CMOS technology - low cost and allows integration of digital processing
- Uses pixel level A/D conversion - programmable integration time
- Has automatic gain and level adjustment
- Has programmable data rate
- Is digitally controlled - region of interest windowing
- Achieves ultra low power

1

Area Image Sensor Block Diagram




2

178

Output of Pixel Block

Uses Oversampled A/D Conversion




Oversampling ratio L for a desired average SNR

$$\log_2(L) = \frac{\text{SNR} + 5.2\text{dB}}{9.0}$$

Examples:

- SNR = 48dB (8 bits) $\Rightarrow L = 60$
- SNR = 20dB (3.3 bits) $\Rightarrow L = 7$

Image Sensor Output per Frame




Pixel Level A/D Conversion

- Conventional A/D conversion not feasible
- Oversampling A/D conversion
 - Imprecise circuits can be used
 - Robust operation
- Use First Order 1 Bit Sigma Delta Modulation
 - Requires small silicon area
 - Noise shaping achieves 9dB/octave SNR gain

5


First Order 1 Bit Sigma Delta Modulation



6

180

Muxed 4-Pixel Block



7

Pixel Block Evolution

	1993	1994	1995
Technology	1.2 μm	0.8 μm	0.5 μm
Trans/Pixel	22	19	4-5
Pixel Size	60 μm ×60 μm	30 μm ×30 μm	10 μm ×10 μm
Fill Factor	3%	14%	> 30%

8